

Latest Advancements on Parallel and **Distributed FFT Computation on NVIDIA GPUs**

Miguel Ferrer Avila; Josh Romero; Łukasz Ligowski; Filippo Spiga; SIAM Conference on Parallel Processing for Scientific Computing 2024







Agenda

- The NVIDIA FFT Ecosystem

- NVPL FFT: Beyond the GPU

cuFFT: Just-In-Time, Link-Time Optimized Kernels

cuFFTDx: Math Device eXtensions for FFTs

cuFFTMp: Awesome Scalability

cuDecomp: Adaptive Pencil Decomposition Library

Conclusions, Acknowledgements and Contact




壑 NVIDIA.

NVPL FFT cuFFT

Grace node



The NVIDIA FFT Ecosystem One Transform, Many Flavors








cuFFT: Just-In-Time, Link-Time Optimized Kernels Combinatorial explosion



Offline (pre)-compiled kernels:









cuFFT: Just-In-Time, Link-Time Optimized Kernels Runtime optimization and fusion with user code

- cuFFT + LTO available in CUDA Toolkit 12.4
 - 64-bit index kernels
- Soon:
 - Improved performance of R2C / C2R, and other kernels
 - Normalization
 - Zero padding
 - Mixed precision (read/write float, compute double) ?
- cuFFT + LTO user callbacks available as preview in **cuFFT LTO EA**
 - LTO callbacks available on Windows
- Considerations:
 - Opt-in LTO kernels via cufftSetPlanProperty
 - User LTO code:
 - Provide function name to cuFFT via API



NVIDIA

cuFFTDx: Math Device eXtensions for FFTs Build-Your-Own FFT kernels



- requirements
- memory / registers

 <u>cuFFTDx</u> is a C++, header-only library that enables inlining performant FFT computation in user kernels

• The FFT block can be configured to the user kernel

 Write your own <u>convolution</u> in a single kernel! • Example: <u>Hyena convolution operator</u> for LLM


Best suited for cases where the data fits in shared

Designed to work with other Device Extension libraries





cuFFTDx + cuBLASDx Build-Your-Own Math kernels






tin	<u>clude</u>	e <cu< th=""><th>blas</th><th>dx.h</th><th><a>a</th><th></th></cu<>	blas	dx.h	<a>a	
in	clude	e <cu< th=""><th>ifftd</th><th>x.hp</th><th>p></th><th></th></cu<>	ifftd	x.hp	p>	
ısi	.ng <u>Ff</u>	= <u>T</u> =	decl	type	cuff	tdx::B tdx::D tdx::E
si	.ng <u>G</u> E	<u>= MM</u>	dec	ltype	cub] cub]	Lasdx: Lasdx: Lasdx: Lasdx:
	•					GEMM,
-1					- : :max	C Three
	comp	olex_ olex_	type type	* sme	em_b =	smem smem smem
	exan exan exan	nple: nple:	: <u>io</u> < : <u>io</u> < : <u>io</u> <	GEMM: GEMM: GEMM:	>::a_1 >::b_1	global fast_lo fast_lo fast_lo
	GEMM	Execu 1().e /ncth	xecu	te(a	lpha,	smem_a
	// (uFFT	Ъх			
	// [ocal	arr		or thu ead_da	read ata[<u>FF</u>
	// L comp // L unsi	ocal olex_ oad igned (uns	arr type data int igne (i * thre	thre from d in str: ad_da	ead_da m shan t i = ide +	ata[<u>FF</u> red men index 0; i • <i>thread</i>] = sme
	// L comp // L unsi for }	ocal olex_ oad igned (uns	arr type data int igne (i * thre inde	thre from d in str: ad_da x +=	ead_da n shan t i = ide + ata[i]	ata[<u>FF</u> red men index 0; i • <i>thread</i>] = sme
	// L comp // L unsi for } sy // E	Local olex_ Load igned (uns if (} /ncth	arr type data int igne (i * thre inde read	thre from d in str: ad_da x += s(); FT on	ead_da n shan t i = ide + ata[i] stric	ata[<u>FF</u> red men index 0; i • <i>thread</i>] = sme
	<pre>// L comp // L unsi for }s // E FFT(// S inde</pre>	Local olex_ Load igned igned igned (uns if (} /ncth Execu ().ex Save ex = (uns	arr type data int igne (i * thre inde read te F ecut resu offs igne (i * outp	<pre>thref from d ing str: ad_da x += s(); FT on e(the lts et + d ing str: ut[ing </pre>	ead_da n shan t i = ide + ata[i] stric n regi read_o threa t i = ide +	ata[<u>FF</u> red mer index 0; i thread de; de; adIdx.x o; i thread = thread

```
lock() + cufftdx::Size<64>() + cufftdx::Type<cufftdx::fft_type::c2c>() +
irection<cufftdx::fft_direction::forward>() + cufftdx::Precision<precision_type>() +
lementsPerThread<2>() + cufftdx::FFTsPerBlock<1>() + cufftdx::SM<Arch>());
```


```
:Size<8, 8, 8>() + cublasdx::Precision<precision_type>() +
:Type<cublasdx::type::complex>() + cublasdx::Function<cublasdx::function::MM>() +
:Block() + cublasdx::BlockDim<FFT::block_dim.x, FFT::block_dim.y, FFT::block_dim.z>()
SM<Arch>());
```

```
class ValueType = typename GEMM::value_type>
ads per block) global void gemm fft kernel(const ValueType* a, b, c, alpha, ...) {
```

```
GEMM::a_size;
  GEMM::a_size + GEMM::b_size;
to shared memory
bad<block_size>(smem_a, a);
bad<block_size>(smem_b, b);
oad<block_size>(smem_c, c);
a, smem_b, beta, smem_c);
T::storage_size];
ory to registers
   offset + threadIdx.x;
FFT::elements_per_thread; i++) {
dIdx.x) < cufftdx::size_of<FFT>::value)
em_c[index];
smem);
FFT::elements_per_thread; i++) {
dIdx.x) < cufftdx::size_of<FFT>::value)
ead_data[i];
```



```
from numba import cuda
from mathdx import fft
def main():
             = functools.partial(fft, type='c2c', size=64, precision=np.float32)
    FFT base
    FFT = FFT base(direction='forward')
    IFFT = FFT base(direction='inverse')
   size
                        = FFT.size
    value_type
                       = FFT.value type
                       = FFT.storage size
    storage size
    stride
                        = FFT.stride
    ffts per block
                        = FFT.ffts per block
   elements per thread = FFT.elements per thread
   @cuda.jit(link=FFT + IFFT)
    def f(data):
        thread data = cuda.local.array(shape=(storage_size,), dtype=value_type)
       # Load the data
                cuda.blockIdx.x * ffts_per_block + cuda.threadIdx.y
        fft id =
                cuda.threadIdx.x
        index
        for i in range(elements_per_thread):
            thread data[i] = data[fft id, index]
            index += stride
        FFT(thread data)
        # Normalize, convolve, etc.
        for i in range(elements per thread):
            thread data[i] = thread data[i] / size
        IFFT(thread data)
        # Store the data
        index = cuda.threadIdx.x
        for i in range(elements per thread):
            data[fft id, index] = thread data[i]
            index += stride
    data = random complex input((ffts_per_block, size), real_dtype=np.float32)
    data d = cuda.to device(data)
    f[block dim, shared memory size](data_d)
    cuda.synchronize()
    data test = data d.copy to host()
```



Beyond C++

- In this hypothetical example:
 - We create an FFT object from cuFFTDx
 - We query the FFT object properties
 - object properties
 - We run the kernel
- finalized Python kernels?
- equivalent CUDA C++ kernel?

cuFFTDx: Math Device eXtensions for FFTs

 Can we leverage the same functionality on a higher-level? • For example, faster kernel prototyping with python

We write a forward + normalization + inverse kernel, using the FFT


Can we combine cuFFTDx and a tool like Numba to enable runtime

The resulting kernel should have comparable performance to an





- block sizes



cuFFTMp: Awesome Scalability Distributed FFTs at Speed-Of-Light

• <u>cuFFTMp</u> is a distributed-memory FFT library, currently shipped as EA preview in the <u>NVIDIA HPC SDK</u>

• cuFFTMp supports 2D and 3D FFTs, using slab (1D) and pencil (2D) data decompositions with arbitrary

MPI-compatible interface, optimized for single node and multi-node.

General release later this year with support for minor-version compatibility



8		

cuFFTMp leverages <u>NVSHMEM</u> to achieve strong scalability and low-latency

- NVSHMEM: PGAS library for NVIDIA clusters
 - Based on OpenSHMEM
 - Asynchronous, low-overhead comms initiated by CUDA threads
 - MPI, OpenSHMEM interoperability
- Should we take it one step further?
 - NVSHMEM + cuFFTDx kernels...
 - ... managed and run by a python application?




cuFFTMp: Awesome Scalability Strong scalability powered by NVSHMEM

bette 100 <u>S</u> 50 19.62 12.61 **ns**] 7 92 10 log[n Timing




cuFFTMp Scalability on EOS (C2C, FP32, Slabs)



cuDecomp: Adaptive Pencil Decomposition Library Build your own performant distributed FFTs!

• cuDecomp: slab / pencil decomposition for global transposition beyond FFTs (e.g. tridiagonal solvers) Inspired by 2DECOMP&FFT library, but GPU-centric with C/C++ and Fortran support • Runtime auto-tuning of data distribution schema and communication backend (MPI, NCCL, NVSHMEM)



Multiple high-level implementations available

SendRecv SendRecv SendR	Pack	Pack	K	Pack	Jnpack l			
		SendRecv					SendRecy	
Pack (batched) Alltoall	Pac		Alltoall					



cuDecomp: Autotuning Sample Results 4096 x 8192 x 8192 Grid, Single Complex Precision


	1 x 512	2 x 256	4 x 128	8 x 64	16 x 32	32 x 16	64 x 8	128 x 4	256 x 2	512 x 1
MPI_A2A	266	339	663	383	600	563	282	493	252	267
MPI_P2P	443	547	587	585	562	517	432	426	436	453
MPI_P2P (pipelined)	222	287	315	319	307	268	★ 205	207	212	222
NCCL	227	535	675	668	500	407	237	236	238	228
NCCL (pipelined)	369	575	670	879	953	887	686	508	416	372
NVSHMEM	216	300	337	349	344	316	264	235	226	216
NVSHMEM (pipelined)	223	287	313	319	308	276	217	220	223	223

Avg. Transpose Trial Time [ms]

Eos (64 Node)




- Single-thread and multi-thread routines (based on GNU OpenMP)
- Beta 2 coming soon, with improved performance



NVPL FFT: Beyond the GPU Beta 2 performance results on Grace Superchip

<u>NVPL FFT</u> is an FFT library optimized for ARM CPUs, targeting the Grace Superchip





NVPL FFT: Beyond the GPU Beta 2 performance results on Grace Superchip









cuFFTDx








Roadmap

Building our roadmap based on our users' needs





Normalization Zero padding

Mixed-precision, LTO customization

High-level API?

Improved performance via LTO

> New NCCL features

Guru API

Multi-node?

* Roadmap is tentative and subject to change



• We need your input:

- Use cases (problem characteristics, platforms, needs)
- Feedback on our existing products and/or previews
- Contact us:

 - Miguel Ferrer Avila (FFT Library Lead), <u>mferreravila@nvidia.com</u>
 - Jakub Szuppe (Device eXtensions Lead), <u>jszuppe@nvidia.com</u>
 - Josh Romero (cuDecomp Lead), joshr@nvidia.com
- Acknowledgements and thank you:
 - cuFFT Team and NVIDIA
 - Prof. Daisuke Takahashi

Acknowledgments and Contact We need your feedback



 Łukasz Ligowski (FFT Engineering Manager), <u>lligowski@nvidia.com</u> Arthy Sundaram (CUDA Math Product Manager), <u>asundaram@nvidia.com</u> • Filippo Spiga (HPC Developer Relations Manager), fspiga@nvidia.com





Thank you!

